

05-12-05

\$ IFW

A 2005 61			
PADEMARK OFFICE	U.S. DEPARTMENT (
	PATENT AND TRAD	EMARK OFFICE	
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT		Docket Number: 02885/77	
Application Number	Filing Date	Examiner	Art Unit
10/764,159	January 23, 2004	Elmore, Stephen C.	2124
Invention Title		Inventor(s)	
METHOD OF HIERARC	HICAL CACHING OF	Martin VORBACH e	t al.
CONFIGURATION DAT	A HAVING DATAFLOW		
PROCESSORS AND MO	DULES HAVING TWO-		
OR MULTIDIMENSION.	AL PROGRAMMABLE		
CELL STRUCTURE (FP			

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on

Date: 10 Mby 2605 Reg. No. 36,098

Signature: Michelle Carniaux

- 1. In accordance with the duty of disclosure under 37 C.F.R. § 1.56 and in conformance with the procedures of 37 C.F.R. §§ 1.97 and 1.98 and M.P.E.P. § 609, attorneys for Applicant(s) hereby bring the following reference(s) to the attention of the Examiner. The reference(s) are listed on the attached modified PTO Form No. 1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom. The filing of this Information Disclosure Statement and the enclosed PTO Form No. 1449, shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b).
- 2. A copy of each patent, publication or other information listed on the modified PTO form 1449 is enclosed, except as otherwise indicated on the modified PTO form 1449.
- 3. The Commissioner is hereby authorized to charge payment of the 37 C.F.R. §1.17(p) (submission of an information disclosure statement under §1.97(c)) fee of \$180.00 and any additional fees, that may be required to the deposit account of Kenyon & Kenyon, deposit account number 11-0600.

Dated: 10 MM W

By:

Michelle Carniaux (Reg. No. 36,098)

KENYON & KENYON

One Broadway

New York, N.Y. 10004

(212) 425-7200 (telephone)

(212) 425-5288 (facsimile)

Customer No. 26646

05/13/2005 RFEKADU1 00000003 110600 10764159

INFORMATION DISCLOSURE STATEMENT BY ARPLICANT PTO FORM 1449

Atty. Docket No. 02885/77

Serial No. 10/764,159

Applicant(s)
Vorbach et al. Filing Date

Group Art Unit 2186

T 1	MAY 1 0 2005	Filing Date January 23, 200	2186			
\ <u></u>	2 3	*U. S. PATENT DOCU			L TO A LOCAL	L THE DAY
EXAMINER'S INITIALS	MAY 1 0 2005 G PADPAPTENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	2,067,477	January 12, 1937	J.B. Cooper			
	3,242,998	March 29, 1966	C.H. Gubbins			
	3,681,578	August 1, 1972	Stevens			
	3,757,608	September 11, 1973	Willner			
	3,855,577	December 17, 1974	Vandierendonck			<u> </u>
	4,498,172	February 5, 1985	Bhavsar			
	4,566,102	January 21, 1986	Hefner			<u> </u>
	4,663,706	May 5, 1987	James et al.			
	4,682,284	July 21, 1987	Schrofer			
	4,720,780	January 19, 1988	Dolecek			
	4,852,043	July 25, 1989	Guest			
	4,891,810	January 2, 1990	de Corlieu et al.			
	4,910,665	March 20, 1990	Mattheyses et al.			
	5,047,924	September 10, 1991	Matsubara et al.			
	5,065,308	November 12, 1999	Evans			
	5,072,178	December 10, 1991	Matsumoto			
	5,144,166	September 1, 1992	Camarota et al.	<u> </u>		
	5,193,202	March 9, 1993	Lee et al.			
	5,203,005	April 13, 1993	Horst			
	5,274,593	December 28, 1993	Proebsting			
	5,301,284	April 5, 1994	Estes et al.			
	5,347,639	September 13, 1994	Rechtschaffen et al			
	5,349,193	September 20, 1994	Mott et al			
	5,353,432	October 4, 1994	Richek et al			
	5,379,444	January 3, 1995	Mumme			
	5,410,723	April 25, 1995	Schmidt et al			
	5,425,036	June 13, 1995	Liu et a			
	5,428,526	June 27, 1995	Flood et a			
	5,465,375	November 7, 1995	Thepaut et a			
	5,475,856	December 12, 1995	Kogg			_
	5,530,873	June 25, 1996				
	5,530,946	June 25, 1996				
	5,574,930	November 12, 1996				
	5,600,265	February 4, 1997				
	5,600,845	February 4, 1997				
	5,625,806	April 29, 1997				
	5,649,176	July 15, 1997				
	5,649,179	July 15, 1997				
	5,655,069	August 5, 1997				
-	5,657,330	August 12, 1997				
	5,675,743	October 7, 1997	7 Mav	ııy		

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS		DATE
	5 (00 502	October 21, 1997	Kuijsten			
	5,680,583	March 24, 1998	Vigil et al.			
	5,732,209	May 19, 1998	Barbier et al.			
	5,754,827	June 2, 1998	Tan			<u> </u>
	5,760,602	June 30, 1998	Jones			
	5,773,994	July 21, 1998	Rupp			
	5,784,636	August 11, 1998	Barker et al.			<u></u>
	5,794,059	August 11, 1998	Baxter			<u> </u>
	5,794,062	September 1, 1998	Casselman			
	5,802,290	October 27, 1998	Cliff et al.	 		
	5,828,229	December 8, 1998	Shimomura et al.			
	5,848,238	December 29, 1998	Baxter			
	5,854,918	January 12, 1999	Norman	 		
	5,859,544		Carr	+		
	5,865,239	February 2, 1999	Peters et al.	 		
	5,867,723	February 2, 1999	Hester et al.	 		
	5,884,075	March 16, 1999	Williams et al.	+		
	5,887,162	March 23, 1999	Rodgers et al.			
	5,889,982	March 30, 1999	Eaton et al.			
	5,892,370	April 6, 1999	Davis III			
	5,901,279	May 4, 1999	Sindhu et al			
	5,924,119	July 13, 1999	Cooke et al			
	5,966,534	October 12, 1999	Cooke et al			
	5,970,254	October 19, 1999	Nev			
	6,011,407	January 4, 2000	Ebeling et a			
	6,023,742	February 8, 2000	Abramovio			
	6,034,538	March 7, 2000	Cummings et a			
	6,038,656	March 14, 2000	Mohan et a			
	6,047,115	April 4, 2000	Lawma		-	
	6,049,222	April 11, 2000	Smi			
	6,085,317	July 4, 2000				
	6,092,174	July 18, 2000	Roussako			
	6,105,105	August 15, 2000	Trimberger et a	a1.		
	6,125,408	September 26, 2000	McGee et			
	6,172,520	January 9, 2001	Lawman et			
	6,202,182	March 13, 2001	Abramovici et			
	6,219,833	April 17, 2001	Solomon et			
	6,230,307	May 8, 2001	Davis et			
	6,243,808	June 5, 2001	Wa			
	6,260,179	July 10, 2001	Ohsawa et			
	6,263,430	July 17, 2001	Trimberger et			
	6,279,077	August 21, 2001	Nasserbakht et			
	6,282,627	August 28, 2001	Wong et			_
	6,288,566	September 11, 2001	Hanrahan e			
	6,289,440	September 11, 2001	Casseli			
16	6,298,472	1 2 2001	Phillips e			
	6,311,200	20 2001	Hanrahan e	et al.		

EXAMINER'S INITIALS .	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
		November 20, 2001	Tseng et al.			
	6,321,366	November 20, 2001	Ekanadham et al			
	6,321,373	January 8, 2002	Vorbach et al.			
	6,338,106		Dakhil			
	6,341,318	January 22, 2002	Taylor			
	6,347,346	February 12, 2002	Hanrahan et al.			
	6,349,346	February 19, 2002 April 9, 2002	Dakhil			
	6,370,596	April 23, 2002	Foster et al.	 		
	6,378,068	May 14, 2002	Lin et al.			
	6,389,379	May 14, 2002	Phillips et al.	 		
	6,389,579		Hanrahan et al.	+		
	6,392,912	May 21, 2002 June 11, 2002	Vorbach et al.			
	6,405,299	July 16, 2002	Mohan et al.	1		
	6,421,817		Vorbach et al.	-		
	6,425,068	July 23, 2002	Mirsky et al.	1		
	6,457,116	September 24, 2002	Vorbach et al.			
	6,477,643	November 5, 2002	Vorbach et al			10
	6,480,937	November 12, 2002	Trimberger et al			
	6,480,954	November 12, 2002	Vorbach et al			
	6,513,077	January 28, 2003	Lam et al			
	6,519,674	February 11, 2003	Vorbach et al		_	
	6,526,520	February 25, 2003	Moor			
	6,538,468	March 25, 2003	Seawrigh			
	6,539,477	March 25, 2003	Vorbach et a			
	6,542,998	April 1, 2003	Vorbach et a		_	_
	6,571,381	May 27, 2003	Hanrahan et a			
	6,657,457	December 2, 2003	Takar			
	6,587,939	July 1, 2003	Vorbach et a			
	6,687,788	February 3, 2004	Vorbach et			
 	6,697,979	February 24, 2003	Vorbach et			
	6,728,871	April 27, 2004	Taylor et			
	2002/0038414	March 28, 2002	Blen			333
	2002/0045952	April 18, 2002	Drusins			
	2002/0143505	October 3, 2002	Hanrah			
	2002/0144229	October 3, 2002		am		
	2002/0165886	November 7, 2002	Safavi et			
	2003/0123579	July 3, 2003	Cooke et			
	2003/0014743	January 16, 2003	Vorb			
	2003/0046607	March 6, 2003	Taylor e			
	2003/0052711	March 20, 2003	<u> </u>			
-	2003/0055861	March 20, 2003	1			
	2003/0056085	March 2, 2003				
	2003/0056091	March 20, 2003				
	2003/0056202					
	2003/0093662	May 15, 2003				
	2003/0097513	May 22, 2003				
	2003/0135686	July 17, 2003				
	2004/0015899	January 22, 2004	May	et al.		

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
-	2004/0025005 2004/0168099	- 26 2004				

FOREIGN PATENT DOCUMENTS

	DA	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION	
CAMINER'S INITIALS	DOCUMENT NUMBER	DATE				YES	NO
	177 000	April 1, 1992	Europe				
	0 477 809	December 14, 1994	Europe				
	0 628 917	July 2, 1998	Europe				
	0 726 532	October 2, 1996	Europe				
	0 835 685	June 30, 1999	Europe				
	0 926 594	July 13, 1999	Europe				
	1 102 674	January 5, 1994	Germany				
	42 21 278	November 20, 1997	Germany				
	38 55 673	December 20, 2001	Germany				
	100 28 397	February 14, 2002	Germany				
	100 36 627	April 18, 2002	Germany				
	101 29 237	August 14, 2003	Germany				
	102 04 044	July 2, 1998	Germany				
	196 54 593	August 13, 1998	Germany				
	197 04 044	August 13, 1998 September 24, 1998	Germany				N. V.
	197 04 742	August 26, 1999	Germany				
	198 07 872		Germany				
	198 61 088	February 10, 2000	Germany				
	199 26 538	December 14, 2000	PCT		7.7 (2.2)	4-	The Pro-
	WO98/26356	June 18, 1998	PCT				
	WO98/28697	July 2, 1998	PCT			1	
	WO98/29952	July 9, 1998	PCT				
	WO98/31102	July 16, 1998	PCT				
	WO98/35299	August 13, 1998	PCI				
	WO99/32975	July 1, 1999	PCI			_	
	WO99/40522	August 12, 1999					
	WO99/44147	September 2, 1999	PCT				
	WO99/44120	September 2, 1999					
	WO00/17771	March 30, 2000					
	WO00/77652	December 21, 2000					
	WO02/13000	February 14, 2002					
	WO02/21010	March 14, 2002					
	WO02/29600	April 11, 2002					
	WO02/71248	September 12, 2002					
	WO02/71249	September 12, 2002				C ET 1	
	WO02/103532	December 27, 2002					
	WO03/17095	February 27, 2003					
	WO03/23616	March 30, 2003					
	WO03/25781	March 27, 200					
	WO03/32975	April 24, 200					
	WO03/36507	May 1, 200	3 PC	CT			

OTHER DOCUMENTS

VAMINIEDIC	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
XAMINER'S INITIAL'S	Ade et al., "Minimum Memory Buffers in DSP Applications," Electronics Letters, vol. 30, No. 6, March 17, 1994,
	pp. 469-471 pp. 469-471 Petermining the Optimum Extended Instruction Set Architecture for Application Specific
	Reconfigurable VLIW CPOS, IEEE., 2001, pp. 55 colors and Fast Decode Arabi et al., "PLD Integrates Dedicated High-speed Data Buffering, Complex State Machine, and Fast Decode
	Arabi et al., "PLD Integrates Dedicated High speech 1993, pp. 432-436 Array," conference record on WESCON '93, Sep. 28, 1993, pp. 432-436 Athanas P. "A Functional Reconfigurable Architechture and Compiler for Adoptive Computing,", IEEE, pages 49-
	55
	Reconfiguration", IEEE, Laboratory for Engineering
	University Providence, Rhode Island, 1991, pages 397-400 Baumgarte et al., PACT XPP "A Self-reconfigurable Data Processing Architecture," PACT Info. GMBH, Munchen Germany 2001 Germany 2001
	Germany 2001 Becker et al., "Parallelization in Co-compilation for Configurable Accelerators - a Host/accelerator Partitioning Compilation Method," proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, Compilation Method," proceedings of Asia and South Pacific Design Automation Conference, Yokohama, Japan, February 10-13, 1998
	Bittner, R. A. Jr., "Wormhole Run-time Reconfiguration: Conceptualization and VEST Bestgarden Language 23, 1997, pp. I-XX, 1-415
	and C Conster "Computer, April 2000, pages and
	Cardoso "Compilation of Java TM Algorithms onto Reconfigurable Computing Bysteins and Portugal October 2000 Operation-Level Parallelism," Ph.D. Thesis, Universidade Tecnica de Lisboa (UTL), Lisbon, Portugal October 2000
	Diniz et al., "Automatic Synthesis of Data Storage and Control Structures for PT GIV based 5-17
	Donandt, "Improving Response Time of Programmable Logic Controllers by Osc of a Bootstan 2-7
	Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization 1997. Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization 1997. Languages and Systems," July 1987, USA, [online] Bd. 9, Nr., 3, pages 319-349, XP002156651 ISSN: 0164-0935 Languages and Systems," July 1987, USA, [online] Bd. 9, Nr., 3, pages 319-349, XP002156651 ISSN: 0164-0935 Languages and Systems, "July 1987, USA, [online] Bd. 9, Nr., 3, pages 319-349, XP002156651 ISSN: 0164-0935 Languages and Systems," July 1987, USA, [online] Bd. 9, Nr., 3, pages 319-349, XP002156651 ISSN: 0164-0935 Languages 319-349, Nr., 3, pages 319-349, XP002156651 ISSN: 0164-0935 Languages 319-349, Nr., 3, pages 319-349, Nr.,
	ACM Digital Library Fineberg et al., "Experimental Analysis of a Mixed-Mode Parallel Architecture Using Bitonic Sequence Sorting",
	Vol. 11. No. 3, March 1991, pages 237-231 Fornaciari, W. Et al., System-level power evaluation metrics, 1997 Proceedings of the 2nd Annual IEEE International Proceedings of the 2nd An
	Conference on Innovative Systems in Sheeds, 7000 Conference on Innovative Systems in S
	Elektronik, August 2000, pages 104-109 Gokhale M. B. et al., "Automatic Allocation of Arrays to Memories in FPGA processors with Multiple Memory Gokhale M. B. et al., "Automatic Allocation of Arrays to Memories in FPGA processors with Multiple Memory Gokhale M. B. et al., "Automatic Allocation of Arrays to Memories in FPGA processors with Multiple Memory Gokhale M. B. et al., "Automatic Allocation of Arrays to Memories in FPGA processors with Multiple Memory
	Banks", Field-Programmatic Custom Computing Flat Banks, Field-Programmatic Custom Computing Flat Banks, Field-Programmatic Custom Computing Flat Banks, Field-Programmatic Custom Computers, Department of Hammes et al., "Cameron: High Level Language Compilation for Reconfigurable Systems," Department of Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, Computer Science, Colorado State University, Conference on Parallel Architectures and Compilation Techniques, Conference on Parallel Architectures and Co
	October 12-16, 1999 Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley,
	IEEE, 1997, pages 12-21 Hedge, "3D WASP Devices for On-line Signal and Data Processing, 1994, International Conference on Wafer Scale
	Integration, pages 11-21 Hwang L. et al., "Min-cut Replication in Partitioned Networks" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, [online] Bd. 14, Nr. 1, January 1995, pages 96-106, XP00053228 USA ISSN: 0278
	O070 IEEE Xplore Iseli et al. "A C++ Compiler for FPGA Custom Execution Units Synthesis," IEEE. 1995, pp. 173-179 Iseli et al. "A C++ Compiler for FPGA Custom Execution Units Synthesis," IEEE. 1995, pp. 173-179 Iseli et al. "A C++ Compiler for FPGA Custom Execution Units Synthesis," IEEE. 1995, pp. 173-179
	Isshiki et al., "Bit-Serial Pipeline Synthesis for Multi-FPGA Systems with 500 2003
	Jacob et al., "Memory Interfacing and Instruction Specification for Reconfigurable Processors", ACM 1999, pages 145-154 Reval Institute of Technology, Kista, Sweden,
	Jantsch et al., "A Case Study on Hardware/software Partitioning," Royal Institute of Technology, Kista, Sweden, April 10, 1994 IEEE, pp. 111-118
	April 10, 1994 IEEE, pp. 111-118 John et al., "A Dynamically Reconfigurable Interconnect for Array Processors", Vol. 6, No. 1, March 1998, IEEE,

EXAMINER'S	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
INITIALS	
	pages 150-157 Koch, A. et al, "Practical Experiences with the SPARXIL Co-Processor", 1998, IEEE, pages 394 - 398 Koch, A. et al, "Practical Experiences with the SPARXIL Co-Processor", 1998, IEEE, pages 394 - 398
	Koch, A. et al, "Practical Experiences with the St AkAtta Conference Proceedings of 15th Annual
	Koch, A. et al, "Practical Experiences with the 31 Alocus 60 Treatment of 15th Annual Kung, "Deadlock Avoidance for Systolic Communication", 1988 Conference Proceedings of 15th Annual International Symposium on Computer Architecture, May 30, 1988, pp. 252-260
	Ling "WASMII: An MPLD with Data-Driven Control on a Virtual Hardware, Journal of Superson July Not and Provided 1995, pp. 253-276.
	Miller et al., "High-Speed FIFOs Contend with Widely Differing Data Rates: Dual-port RAW Button Miller et al., "High-Speed FIFOs Contend with Widely Differing Data Rates: Dual-port RAW Button Data Storage and Reduce Overhead", Computer Design, September 1, pointer System Provide Rapid, High-density Data Storage and Reduce Overhead", Computer Design, September 1,
	Mirsky "MATRIX: A Reconfigurable Computing Architecture with Configurable Institution Distriction Dist
	Piotrowski "IEC-BUS, Die Funktionsweise des IEC-Bus und seine Anwendung in Geralen und Systemen , 1907,
	Schmit, H. Et al., Hidden Markov Modeling and Fuzzy Controllers in FPGAs, FPGAs for Custom Companies
	Shirazi et al., "Quantitative analysis of floating point arithmetic on FFGA based custom series." Symposium on FPGAs For Custom Computing Machines, <u>IEEE Computer Society Press</u> , April 19-21, 1995, pp.
	Siemers, "Rechenfabrik Ansaetze Fuer Extrem Parallele Prozessoren", Verlag Heinze Heise Glibti., Hannever, 22
	No. 15, July 16, 2001, pages 170-179 Simunic, T. Et al., Source Code Optimization and Profiling of Energy Consumation in Embedded Systems, Proceedings of the 13th International Symposium on System Synthesis, September 2000, pp. 193-198.
	1 1
	was the Lang-Precision Arithmetic Unit Design for Reconfiguration Coprocessor Factoring
	University of California, Los Angeles, 1998, pages 216 - 225. The XPP White Paper, Release 2.1, PACT – A Technical Perspective, March 27, 2002, pages 1-27.
	The XPP White Paper, Release 2.1, 1AC1 11 1006 pp. 6-26 to 6-46 TMS320C54X DSP: CPU and Peripherals, Texas Instruments, 1996, pp. 6-26 to 6-46
	TMS320C54X DSP: CPU and Peripherals, Texas Instruments, 1996, p. 4-64
	TMS320C54x DSP: Mnemonic Instruction Set, Texas Instruments, 1996, p. 4-64 TMS320C54x DSP: Mnemonic Instruction Set, Texas Instruments, 1996, p. 4-64 Villasensor et al., "Express Letters Video Communications Using Rapidly Reconfigurable Hardware," IEEE Villasensor et al., "Express Letters Video Communications Using Rapidly Reconfigurable Hardware," IEEE Transactions on Circuits and Systems for Video Technology, IEEE, Inc. NY, December 1995, pp. 565-567 Transactions on Circuits and Systems for Video Technology, IEEE, Inc. NY, Discortation for Doktors der
	Weinhardt "Ubersetzingsmethoden für strukturprogrammierbare rechner," Dissertation for Doktors der Weinhardt "Ubersetzingsmethoden für strukturprogrammierbare rechner," Dissertation for Doktors der Ingenieurwissenschaften der Universität Karlsruhe: July 1, 1997 (Compilation Methods for Structure-programmable
	for Deconfigurable Systems 1999, IEEE, pages 52 00
	XLINX, "Logic Cell Array Families: XC4000, XC4000A and XC4000H, product description, pages 8-16 and 9-14
	Xu et al., "Parallel QR Factorization on a Block Data Flow Architecture" Conference 1 recently 1 and 1
	Ye et al., "A Compiler for a Processor With A Reconfigurable Functional Unit, 11 GA 2000 (1997) Ye et al., "A Compiler for a Processor With A Reconfigurable Functional Unit, 11 GA 2000 (1997) Processor With A Reconfigurable Functional Unit, 11 GA 2000 (1997) Processor With A Reconfigurable Functional Unit, 11 GA 2000 (1997) Processor With A Reconfigurable Functional Unit, 11 GA 2000 (1997) Processor With A Reconfigurable Functional Unit, 11 GA 2000 (1997) Processor With A Reconfigurable Functional Unit, 11 GA 2000 (1997) Processor With A Reconfigurable Functional Unit, 11 GA 2000 (1997) Processor With A Reconfigurable Functional Unit, 11 GA 2000 (1997) Processor With A Reconfigurable Functional Unit, 11 GA 2000 (1997) Processor With A Reconfigurable Functional Unit, 11 GA 2000 (1997) Processor With A Reconfigurable Gate Arrays, Monterey, CA Feb. 9-11, 2000, pp. 95-100
	International Symposium on Field Flogrammatic Gute Flogrammatic Gu

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

^{*}Copies of the U.S. Patent and U.S. Publication References are not provided pursuant to Official Gazette notice dated August 5, 2003.